



## 30V N-Ch Power MOSFET

### Feature



High Speed Power Switching, Logic Level  
 Enhanced Avalanche Ruggedness  
 100% UIS Tested, 100% Rg Tested  
 Lead Free, Halogen Free

DS  
 DS(on), typ GS Ω

### Application

Hard Switching and High Speed Circuit  
 DC/DCn Telecoms and Industrial

DFN3\*3



=25 (unless otherwise specified)

Parameter Symbol Conditions

Continuous Drain Current (Silicon Limited)

Drain to Source Voltage	DS	
Gate to Source Voltage	GS	
Pulsed Drain Current		
Avalanche Energy, Single Pulse	AS	

Symbol

Thermal Resistance Junction-Case

## Electrical Characteristics at T =25 (unless otherwise specified)

### Static Characteristics

Parameter	Symbol	Conditions	typ		
Drain to Source Breakdown Voltage	(BR)DSS	$V_{GS}=0V, I_D$			$\mu$
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS}, I_D$			$\mu$
Zero Gate Voltage Drain Current	DSS	$V_{GS}=0V, V_{DS}=24V, T=25$			$\mu$
		$V_{GS}=0V, V_{DS}=20V, T=125$			
Gate to Source Leakage Current	GSS	$V_{GS}=\pm 20V, V_{DS}$			
Drain to Source on Resistance	$R_{DS(on)}$	$V_{GS}=10V, I_D$			$\Omega$
		$V_{GS}=4.5V, I_D$			
Transconductance	$g_{fs}$	$V_{DS}=5V, I_D$			S
Gate Resistance		$V_{GS}=15mV, V_{DS}=0V, f=1MHz$			$\Omega$

### Dynamic Characteristics

Input Capacitance		$V_{GS}=0V, V_{DS}=15V, f=1MHz$		2979	$pF$
Output Capacitance					
Reverse Transfer Capacitance	$C_{rss}$				
Total Gate Charge	(10V)	$V_{GS}=15V, I_D=30A, V_{GS}$			
	(4.5V)				
Gate to Source Charge					
Gate to Drain (Miller) Charge	$Q_{gd}$				
Turn on Delay Time	$t_{d(on)}$		$V_{GS}=15V, I_D=1A, V_{GS}=10V, R_{\theta(jc)}=2.7\Omega$		
	$t_r$				
Turn off Delay Time	$t_{d(off)}$				
Fall Time	$t_f$				

### Reverse Diode Characteristics

Diode Forward Voltage	$V_{SD}$	$V_{GS}=0V, I_F=37A$			
Reverse Recovery Time	$t_{rr}$	$I_F=37A, di_F/dt=100A/\mu$			
Reverse Recovery Charge	$Q_{rr}$				



Fig 1. Typical Output Characteristics	Figure 2. On-Resistance vs. Gate-Source Voltage
Figure 3. On-Resistance vs. Drain Current and Gate Voltage	Figure 4. Normalized On-Resistance vs. Junction Temperature
Figure 5. Typical Transfer Characteristics	Figure 6. Typical Source-Drain Diode Forward Voltage



Figure 7. Typical Gate-Charge vs. Gate-to-Source Voltage	Figure 8. Typical Capacitance vs. Drain-to-Source Voltage

Figure 9. Maximum Safe Operating Area	Figure 10. Single Pulse Maximum Power Dissipation

Figure 11. Normalized Maximum Transient Thermal Impedance, Junction-to-Ambient




Inductive switching Test

--	--

Gate Charge Test

--	--

Uclamped Inductive Switching (UIS) Test

	
---	--

Diode Recovery Test

--	--



Package Outline

DFN3\*3\_P, 8leads

Dimension in mm